

6/PR13

10070536-070536
10/070536

JG19 Rec'd PGT/PTO 07 MAR 2002

DESCRIPTION
SEMICONDUCTOR DEVICE

TECHNICAL FIELD

The present invention relates to a semiconductor device including a functional element having a PN junction.

BACKGROUND ART

Conventionally available bipolar transistors, in principle, have a construction as shown in Fig. 7. That is, a P-type base region 92 is provided in a surface portion of an N-type semiconductor substrate 91, and an N-type emitter region 93 is provided in the P-type base region 92. The base region 92 and the emitter region 93 are connected to a base electrode 94 and an emitter electrode 95, respectively. A collector electrode is connected to an N⁺-type region 96 provided on a back side of the N-type semiconductor substrate 91. Denoted by 97 is an insulation film.

The base region 92 is formed by implanting a P-type impurity into the N-type semiconductor substrate 91 from the surface of the substrate. Therefore, the concentration of the impurity in the base region 92 gradually increases toward the surface, so that a base-emitter current flow concentrates in a subsurface

portion of the base region 92. Accordingly, the subsurface portion of the base region 92 is more susceptible to an electric breakdown attributable to heat generation due to power consumption than the other portion of the base region 92. This causes reduction in electrostatic breakdown resistance, inductive load resistance and resistive load resistance of the entire bipolar transistor.

DISCLOSURE OF THE INVENTION

It is an object of the present invention to provide a semiconductor device which can suppress an electric breakdown.

The semiconductor device of the present invention comprises a functional element having a first conductivity type semiconductor region provided in a semiconductor substrate, and a second conductivity type semiconductor region provided in contact with the first conductivity type semiconductor region and having a conductivity type different from that of the first conductivity type semiconductor region. A diode is provided in a boundary portion of a contact region to which an electrode is connected in the first conductivity type semiconductor region.

With the arrangement according to the present invention, the diode is provided in the boundary portion

of the contact region, whereby an electric current flowing in the first conductivity type semiconductor region can be prevented from concentrating in a subsurface portion of the first semiconductor region. Thus, an electric breakdown of the subsurface portion of the first semiconductor region can be suppressed for improvement in breakdown resistance.

More specifically, the diode may be a PN diode constituted by the first conductivity type semiconductor region and a second conductivity type region embedded in the first conductivity type semiconductor region in contact with a boundary of the contact region and having a conductivity type different from that of the first conductivity type semiconductor region. In this case, majority carriers in the first conductivity type semiconductor region mostly bypass the second conductivity type region to move from the electrode connected to the first conductivity type semiconductor region toward the second conductivity type semiconductor region.

Where the functional element is an NPN-type bipolar transistor, for example, a base current flowing in a P-type base region as the first conductivity type semiconductor region mostly bypasses a subsurface portion of the base region formed with an N-type region as the second

conductivity type region to flow toward an emitter region as the second conductivity type semiconductor region. This prevents the current flow from concentrating in the subsurface portion of the base region. As a result, an electric breakdown of the subsurface portion of the base region can be suppressed. Since a portion of the N-type region contacts a base electrode, minority carriers (electrons) remaining in the base region can be taken into the N-type region during a switching operation. This suppresses accumulation of electrons in the base region, thereby speeding up the switching operation.

Further, a high-concentration impurity region having the same conductivity type as the first conductivity type semiconductor region may be provided in contact with the electrode in the contact region. In this case, the diode may be a Schottky diode having a Schottky junction formed by the electrode connected to the contact region and the first conductivity type semiconductor region. In this case, majority carriers in the first conductivity type semiconductor region mostly move from the electrode connected to the first conductivity type semiconductor region through the high-concentration region and spread from the high-concentration region to move toward the second conductivity type semiconductor region.

Where the functional element is an NPN-type bipolar transistor, for example, a base current flowing in a P-type base region as the first conductivity type semiconductor region mostly passes through a P⁺-type region as the high-concentration region and spreads from the P⁺-type region to flow toward an emitter region as the second conductivity type semiconductor region. Thus, the base current spreads in the base region to flow toward the emitter region. Therefore, the current flow can be prevented from concentrating in a subsurface portion of the base region. As a result, an electric breakdown of the subsurface portion of the base region can be suppressed. Further, minority carriers (electrons) remaining in the base region can speedily be released through the Schottky junction. This suppresses accumulation of the minority carriers in the base region, thereby speeding up a switching operation.

The foregoing and other objects, features and effects of the present invention will become more apparent from the following description of the embodiments with reference to the attached drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a sectional view illustrating the construction of a bipolar transistor according to one embodiment of the present invention;

Fig. 2 is a plan view illustrating the surface configuration of a semiconductor device having the bipolar transistor;

Figs. 3A and 3B are diagrams illustrating the results of an electrostatic breakdown test performed on the bipolar transistor according to the embodiment and the prior-art bipolar transistor;

Fig. 4 is a sectional view illustrating the construction of a bipolar transistor according to another embodiment of the present invention;

Fig. 5 is a sectional view illustrating the construction of a bipolar transistor according to further another embodiment of the present invention;

Fig. 6 is a plan view for explaining a modification of the embodiments; and

Fig. 7 is a sectional view illustrating the construction of the prior-art bipolar transistor.

EMBODIMENTS OF THE INVENTION

With reference to the attached drawings, the present invention will hereinafter be described in detail by way of several embodiments thereof, in which the invention is applied to a semiconductor device having an NPN-type bipolar transistor.

Fig. 1 is a sectional view illustrating the construction of a bipolar transistor according to one

embodiment of the present invention. Fig. 2 is a plan view illustrating the surface configuration of a semiconductor device having the bipolar transistor. A P-type base region 12 is provided in a surface portion of an N-type semiconductor substrate 11. An N-type emitter region 13 is provided in the P-type base region 12. Thus, an NPN structure is provided, and the N-type semiconductor substrate 11 serves as a collector region.

A base contact region 14 having, for example, a generally C-shape as viewed in plan is defined on the surface of the base region 12, and a base electrode 15 is connected to the base region 12 in the base contact region 14. An emitter electrode 16 is connected to the emitter region 13. The base electrode 15 and the emitter electrode 16 are respectively exposed from openings 18 and 19 formed in an insulation film 17, and a base wire and an emitter wire (not shown) are respectively bonded to exposed portions of the base electrode and the emitter electrode for external electrical connection. A collector electrode is connected to an N⁺-type region 20 provided on the back side of the semiconductor substrate 11.

An N-type region 21 having the same conductivity type as the emitter region 13 is provided in a boundary portion of the base contact region 14 to entirely surround

the base contact region 14. In other words, the P-type base region 12 and the N-type region 21 constitute a PN-type diode in the boundary portion of the base contact region 14. In Fig. 2, the N-type region 21 is hatched.

With this arrangement, holes as majority carriers in the base region 12 move from the base electrode 15 through a portion of the base region surrounded by the N-type region 21 and then down around the N-type region 21 toward the emitter region 13. In other words, a base current flowing in the base region 12 bypasses a subsurface portion of the base region 12 formed with the N-type region 21 to flow toward the emitter region 13. This prevents the current flow from concentrating in the subsurface portion of the base region 12. As a result, an electric breakdown of the subsurface portion of the base region 12 can be suppressed.

17 Further, a portion of the N-type region 21 contacts the base electrode 15, so that minority carriers (electrons) remaining in the base region 12 can be taken into the N-type region 21 during a switching operation. This suppresses accumulation of the minority carriers in the base region 12, thereby speeding up the switching operation.

Figs. 3A and 3B are diagrams illustrating the results of an electrostatic breakdown test performed on

the bipolar transistor according to this embodiment and the prior-art bipolar transistor.

In the electrostatic breakdown test, a voltage was applied to a capacitor (e.g., 200 pF) connected to the base electrode 15 via a resistor (e.g., 1 k Ω) for accumulation of charges, and then the charges accumulated in the capacitor were released to cause an electric current to flow between a collector (C) and a base (B) and between the base (B) and an emitter (E). Then, the number of elements broken down in the test (broken element number) is counted. Figs. 3A and 3B illustrate, as the results of the electrostatic breakdown test, a relationship between the base-emitter voltage (voltage applied by the capacitor) and the broken element number observed when a forward bias was applied between the base and the emitter, and a relationship between the base-emitter voltage and the broken element number observed when a reverse bias was applied between the base and the emitter, respectively. The results for the bipolar transistor of this embodiment are indicated by solid lines, and the results for the prior-art bipolar transistor are indicated by broken lines.

As can be understood from the results of the electrostatic breakdown test, the minimum base-emitter voltage (breakdown voltage) at which an electrostatic

breakdown occurred in the bipolar transistor of this embodiment when the forward bias and the reverse bias were each applied between the base and the emitter is 1.5 times the breakdown voltage of the prior-art bipolar transistor. That is, it is understood that the bipolar transistor of this embodiment has an improved breakdown resistance as compared with the prior-art bipolar transistor.

Fig. 4 is a sectional view illustrating the construction of a bipolar transistor according to another embodiment of the present invention. In Fig. 4, parts corresponding to those shown in Fig. 1 will be denoted by the same reference characters as in Fig. 1. In this embodiment, a P⁺-type region 22 having a smaller width than the base contact region 14 is provided in a middle portion of the base contact region 14. On the lateral sides of the P⁺-type region 22, a Schottky junction is formed by the base electrode 15 and the P-type base region 12. With this Schottky junction, a Schottky diode is provided in the boundary portion of the base contact region 14.

With this arrangement, holes as majority carriers in the base region 12 move from the base electrode 15 through the P⁺-type region 22 and spread from the P⁺-type region 22 to move toward the emitter region 13. Thus,

a base current spreads in the base region 12 and flows toward the emitter region 13. Therefore, the current flow can be prevented from concentrating in the subsurface portion of the base region 12 as in the first embodiment. As a result, the electric breakdown of the subsurface portion of the base region 12 can be suppressed.

Further, minority carriers (electrons) remaining in the base region 12 are speedily released through the Schottky junction. This suppresses the accumulation of the minority carriers in the base region 12 as in the first embodiment, thereby speeding up the switching operation.

Fig. 5 is a sectional view illustrating the construction of a bipolar transistor according to further another embodiment of the present invention. In Fig. 5, parts corresponding to those shown in Fig. 1 are denoted by the same reference characters as in Fig. 1. In this embodiment, an N^+ -type region 23 having a small width is provided in the boundary portion of the base contact region 14 to surround the base contact region 14. P^+ -type regions 24 and an N^+ -type region 25 each having a small width are alternately provided in a region surrounded by the N^+ -type region 23. That is, a universal contact structure is provided in the base contact region 14.

With this arrangement, holes as majority carriers

in the base region 12 move from the base electrode 15 through the P⁺-type regions 24 and then down around the N⁺-type region 23 toward the emitter region 13. This prevents the current flow from concentrating in the subsurface portion of the base region 12 as in the first embodiment. As a result, the electric breakdown of the subsurface portion of the base region 12 can be suppressed. Further, minority carriers remaining in the base region 12 are taken into the N⁺-type regions 23, 25, whereby the accumulation of electrons in the base region 12 can effectively be suppressed as in the first embodiment.

While the three embodiments of the present invention have thus been described, the present invention may be embodied in any other forms. Although the contact region 14 having a generally C-shape as viewed in plan is provided in the embodiments described above, the base contact region 14 may have a ring shape as shown in Fig. 6 to surround the emitter region 13.

Further, the N-type region 21 and the N⁺-type region 23 are not necessarily required to be each provided in the entire boundary portion of the base contact region 14. Where a base wire (not shown) is to be bonded to a bonding region 26 defined on the surface of the base electrode 15 as shown in Fig. 6, for example, the N-type region 21 and the N⁺-type region 23 may each be provided

only in a part closer to the bonding region 26, but not in a part relatively remote from the bonding region 26. Alternatively, the N-type region 21 and the N⁺-type region 23 may each be provided only in a part of the boundary portion of the base contact region 14 closer to the emitter region 13.

Although the NPN-type bipolar transistor is taken as an example in the embodiments described above, the present invention is applicable to a PNP-type bipolar transistor. In this case, a P-type region or a P⁺-type region having the same conductivity type as the emitter region is provided in the boundary portion of the base contact region defined in the N-type base region, or a P⁺-type region having a smaller width than the base contact region is provided in the middle portion of the base contact region.

Although the semiconductor device having the single bipolar transistor is taken as an example in the embodiments described above, the present invention is applicable to a semiconductor device having a plurality of bipolar transistors. Further, the invention is applicable to a semiconductor device including a functional element other than the bipolar transistor, such as a thyristor, triac or a GTO (gate turn-off thyristor), which has a PN junction.

While the present invention has been described in detail by way of the embodiments thereof, it should be understood that the foregoing disclosure is merely illustrative of the technical principles of the present invention but not limitative of the same. The spirit and scope of the present invention are to be limited only by the appended claims.

This application corresponds to Japanese Patent Application No. 11-255881 filed to the Japanese Patent Office on September 9, 1999, the disclosure thereof being incorporated herein by reference.